question archive For a direct-mapped cache design with a 32-bit address, the following bits of address are used to access the cache
For a direct-mapped cache design with a 32-bit address, the following bits of address are used to access the cache
Subject:Computer SciencePrice: Bought3
For a direct-mapped cache design with a 32-bit address, the following bits of address are used to access the cache.
Tag Index Offset
31-13 12-7 6-0
what is the cache block size (in words)?
how many entries does this cache have?
What is the ratio between total bits required for such a cache implementation over the data storage bits?
